Dynamic Interval Polling and Pipelined Post I/O Processing for Low-Latency Storage Class Memory

نویسندگان

  • Dongin Shin
  • Youngjin Yu
  • Hyeong Seog Kim
  • Jae-Woo Choi
  • Do Yung Jung
  • Heon Young Yeom
چکیده

Emerging non-volatile memory technologies as a disk drive replacement raise some issues of software stack and interfaces, which have not been considered in disk-based storage systems. In this work, we present new cooperative schemes including software and hardware to address performance issues with deploying storage-class memory technologies as a storage device. First, we propose a new polling scheme called dynamic interval polling to avoid the unnecessary polls and reduce the burden on storage system bus. Second, we propose a pipelined execution between storage device and host OS called pipelined post I/O processing. By extending vendorspecific I/O interfaces between software and hardware, we can improve the responsiveness of I/O requests with no sacrifice of throughput.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

When poll is better than interrupt

In a traditional block I/O path, the operating system completes virtually all I/Os asynchronously via interrupts. However, performing storage I/O with ultra-low latency devices using next-generation non-volatile memory, it can be shown that polling for the completion – hence wasting clock cycles during the I/O – delivers higher performance than traditional interrupt-driven I/O. This paper thus ...

متن کامل

NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs

High throughput and low latency designs are required in m o d e r n high performance systems, especially f o r signal processing applications. Exis t ing logic f a m i l ies canno t provide both of t h e m simultaneously. W e propose a N o r m a l Process Complemen tary P a s s Trans is tor Logic (NPCPL) which can be used as a univeraal logic t o provide f i nes t grain pipelining without affec...

متن کامل

Efficient Locking Techniques for Databases on Modern Hardware

Traditional database systems are driven by the assumption that disk I/O is the primary bottleneck, overshadowing all other costs. However, future database systems will be dominated by many-core processors, large main memory, and low-latency semiconductor mass storage. In the increasingly common case that the working data set fits in memory or low-latency storage, new bottlenecks emerge: locking...

متن کامل

Performance Evaluation of SSD-Index Maintenance Schemes in IR Applications

— With the advent of flash memory based new storage device (SSD), there is considerable interest within the computer industry in using flash memory based storage devices for many different types of application. The dynamic index structure of large text collections has been a primary issue in the Information Retrieval Applications among them. Previous studies have proven the three approaches to ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013